AV133

12-bit 5.4 Gsps Analog-Digital Converter

The AV133 Analog to Digital conversion is performed by one e2v EV12AS350 12-bit 5.4 Gsps ADC.The AV133 provides one front panel SMPM connector for analog input.Single ended input signal is AC coupled with an input bandwidth from 1 MHz to more than 5.5 GHz with 8.5 dBm input level.

12-bit 5.4 Gsps Digital-Analog Converter

The AV133 Digital to Analog conversion is performed by one e2v EV12DS460 12-bit 6 Gsps DAC.The AV133 provides one front panel SMPM connector for analog output.Single ended output signal is AC coupled with an output bandwidth from 1 MHz to more than 6 GHz with -3.5 dBm output level (NRZ)

Clock

The AV133 provides one ultra-low jitter clock synthesizer locked on a 100 MHz internal reference.The AV133 supports a 10 to 100 MHz external reference input either from a front panel SMPM connector or from the VPX P2 Connector.External clock inputs for the ADC and DAC are supported from either one SMPM connector or VPX P2. External clock from 2.0 GHz to 5.4 GHz are supported.External clock outputs are provided on an SMPM connector and on VPX P2.

Trigger and Synchronization

The AV133 provides one front panel SMPM connector for external trigger input and one SMPM connector for a trigger output.

FPGA

The AV133 is fitted with a Xilinx® Virtex® Ultrascale+™ VU9P or VU13P user programmable FPGA. Only few resources are used to control and communicate with external hardware such as DDR4 SDRAM and monitoring sub-system, leaving most of the logic and block RAM and all DSP resources available for customer processing.Dedicated to signal processing, the Xilinx Virtex Ultrascale+ VU13P FPGA includes 3,780 K logics cells, 94.5 Mbit of RAM blocs, 360 Mbit of Ultra RAM, 4 PCIe GEN3x16 interface blocs and 12,288 DSP48 slices for an impressive processing power of more than 19 TMACs.The FPGA is delivered in -2 speed grade.

Memories

The AV133 includes two 512M64 (1G64) DDR4-2666 SDRAM memory banks and one 2 Gbit QSPI FLASH used to store multiple FPGA configuration files.

VPX interface

The AV133 features an OpenVPX VITA 65 compliant interface with support for two Fat Pipes for Data Plane, one Fat Pipe for Expansion Plane, two Ultra-Thin Pipes for Control Plane and two User Defined Ultra-Thin Pipes on P1. The AV133 also supports 18 LVDS differential pairs configurable as 36 single-ended LVCMOS on P2 plus USB2.0 and 10/100 Ethernet for supervision and monitoring.The AV133 features two low phase noise clock generators able to synthesize clock references for the FPGA GTHs from 60 MHz to 820 MHz, allowing support of all major protocols such as Aurora, GigE, PCIe Gen 1, 2 and 3, SATA, SRIO and XAUI 10Gbit Ethernet up to 28 Gbps.

Microcontroller

The AV133 features a 32-bit 80 MHz microcontroller used primarily for board monitoring and supervision.The microcontroller supports a USB 2.0 and a 10/100 Ethernet interfaces accessible on the VPX P2 user IO pins through an ApisSys AR102 Rear Transition Module or an ANSI/VITA 46.10 compliant custom RTM board.The microcontroller firmware includes all necessary features for board monitoring and supervision.

Firmware

The AV133 comes with a firmware package which includes VHDL cores allowing for control and communication with all AV133 hardware resources.A base design is provided which demonstrates the use of the AV133 and gives users a starting point for firmware development. The AV133 firmware package is supported on the Xilinx VIVADO® 2019.2 design suite.

Software

The AV133 is delivered with software drivers for Windows 10 and Linux.

Ruggedization

The AV133 is delivered in air cooled and conduction cooled standard or rugged versions for use in severe environmental conditions.Standard VITA 47 supported ruggedization levels are EAC4, EAC6, ECC3 and ECC4.

Analog Input/Output

Analog-Digital Conversion

Digital-Analog Conversion

Clock

Trigger

FPGA

Memory

VPX interface

Software support

Firmware support

Ruggedization

Power dissipation

Weight